The Ashton Tool Framework: An Overview
What is the Ashton Tool Framework?The Ashton Tool Framework is a set of proprietary tools which we have developed and improved over many years doing chip design. The framework is a command-line environment written mostly in perl. We use it extensively in-house and when we engage with clients. However, to let potential future clients get a taste of what the framework can do, we put a subset of the framework tools on a tool server allowing them to be easily run over the web, using a simple and consistent interface. We call this subset the Web Enabled Tools. To improve user experience with these tools, we also set up forums to allow tool discussion among users, tool feature suggestions, and bug reporting, What tools are Available?RBUILD [more info] [launch] [forum] [top]Creates the software interface for a chip. This includes the RTL for the registers, and also the necessary documentation (in html), testbench utilities, C-driver utilities, and a 'reset value test' in RTL and C. MCALL [more info] [launch] [forum] [top]Creates the wrapper module (or testbench) that calls child modules. Intelligently creates connecting wires, and builds the module port list. Includes comments showing source and destination of all wires. MVER [more info] [launch] [forum] [top]Translator to convert M-Verilog into pure Verilog. M-Verilog has extensions to allow simpler coding and management of clocks and resets. It also has dedicated 'reg' types for flops and signals, and dedicated flop and signal assignment operators. All this allows combinational and sequential logic to be written together in a single mixed_always block. ERPP [more info] [launch] [forum] [top]This Enhanced RTL PreProcessor allows PERL to be mixed freely with RTL code (verilog or vhdl) using a style identical to PHP, <?erpp ... ?>. FLAV [more info] [launch] [forum] [top]This is a formatting tool to allow verilog to be indented according to GNU, KR, or ANSI standards. What IP Generators are Available?CRCGEN [more info] [launch] [forum] [top]Makes CRC calculators, using and arbitrary polynomial, with arbitrary data width. LFSRCTR [more info] [launch] [forum] [top]Makes a counter using an LFSR to save gates. LFSR's are also called pseudo-random number generators. SCRAMGEN [more info] [launch] [forum] [top]Makes both a scrambler and descrambler, using an arbitrary polynomial, with arbitrary data width. Questions and AnswersWhy are we offering Web Enabled Tools?
Who can run the Web Enabled Tools?
If I can run the tools over the web, why do I need Ashton-Systems?
If you are not in a position to hire us, then we are happy to let you use the tools anyway, its no loss of revenue for us, and perhaps in the future you may give us a call. We are happy to build some goodwill. Are these tools Supported?
The tools continue to evolve and updates with new features will be put on the tool server. Bugs will be fixed. We also have several other proprietary tools we might put on the tool server in the future. It depends how the initial reception goes. Can I Download the Tools?
What happens if Ashton Systems takes down the tool server?
Would you like to get more information about the Ashton Tool Framework? |
ServicesSystem DesignFPGA/ASIC Design Software Design Board Design Manufacturing Support Lab Evaluation |
About UsManagementCareers News Releases CustomersTestimonials |
PartnersContact UsNews ReleasesNotable Industry NewsOther Resources |
Web Enabled ToolsFind Out MoreRegister Member Login Ashton Electronic Systems |
|
|||