Testimonials

The following comments were provided to us by customers following successful delivery of their projects.

100GE Router FPGA

^ TOP

FPGA code for world's first 100GE Router

  • Xilinx Virtex-5
  • Xilinx ISE
  • Modelsim simulation
  • FPGA test/verification environment using Python

"Just a quick note to stress the satisfaction that my team had in working with such a dedicated team at Ashton. Although our schedule was amazingly tight, Ashton provided to Cisco two FPGA images in time and your focus allowed us to deploy to the field right on time. That was excellent work executed in a timely manner and we could not have asked for more. The after delivery support you provided was also fast and very professional. I would not hesitate to do business with Ashton in the future. Please pass my appreciation to your team. Great Work!!! "

Program Manager, Cisco Systems Inc.

FPGA System and Datapath Support

^ TOP

System Architecture, RTL source code and verification environment, design implementation using Xilinx ISE (map, place, route, static timing analysis) and complete design documentation.

  • Xilinx Spartan-3, XC3S1000-4
  • 12,000 lines of RTL source code
  • 3,000 lines of test code
  • Device specification document including description of more than 150 software configuration registers

"Ashton has played a crucial role in the development of our Ultratrace gas sensing instrumentation. The FPGA architecture Ashton designed and implemented has reduced our reliance on analog circuitry, which has in turn reduced our costs and footprint requirements, improved our performance, reliability, and flexibility, and reduced our overall time to market. Switching from analog to the digital FPGA has been a big win for Picarro."

Chris Rella, Director of R&D, Picarro, Inc.

Embedded Control

^ TOP

Electronic System Architecture.Analog and Digital Electronic Hardware, PCB layout, CPLDs, Embedded Control software.Windows test software and system diagnostics and debug GUI:

  • Mixed signal embedded processor
  • Noise-sensitive optical control application
  • 3 PCB assemblies
  • First-time operational

"Peter Cottreau and his team have come through for me with tight timelines on several large and small development projects. They've had a disciplined approach and great support through to project completion."

Doug Burbidge, Newport Instruments Canada, Inc.

Electronic Product Development Process Consulting

^ TOP

PCB Development Methodology Design and User documentation. PCB Development and Validation Document Templates. PCB Design workflow automation tools, design database structure. Components Database implementation and Database Interface.

  • Design automation tool coded in Python
  • Web-based flow documentation
  • MySQL components database

"Ashton engineers took the time to complete a thorough analysis of DA-Test requirements. They designed and delivered a comprehensive solution that forms the backbone of our hardware design process".

Scott Bulbrook, VP Engineering and Operations, DA-Test Inc.

Spectroscopy

^ TOP

System Architecture, Analog and Digital Electronic Hardware, PCB Layout, Programmable Logic (2 CPLDs, 1 FPGA), Embedded Software (2 DSPs: TI TMS320F28X, TMS320C6713B Cypress USB), WINDOWS System Software and GUI:

  • Pipelined Data Processing Architecture
  • 11 PCB Assemblies
  • Extremely Noise-Sensitive
  • All Assemblies first-time operational

"The Ashton team was critical to the successful launch of our new trace gas sensing product ranging from system architecture design to delivery of the first set of system boards. The system architecture was designed for simple initial implementation to get our product launched, but was expandable enabling us to extend the capabilities of our product as we encountered more demanding customer requirements."

President & CEO, Picarro Inc.

Radar Signal Processing Subsystem

^ TOP

System architecture and documentation, RTL source code and verification environment. Design implementation using Altera Quartus design suite. Lab validation.

  • System comprised of 4 FPGA designs
  • Two digital filter implementations
  • Challenging IO timing requirements

Radar Data Acquisition Card

Sub-system architecture and documentation, RTL source code and verification environment. Design implementation using Altera Quartus design suite. Lab validation.

  • SOPC implementation
  • Embedded processor and PCI

"Our firm has contracted Ashton for two projects implementing advanced radar capture and processing techniques. Peter and his team have been essential to these projects providing excellent system architecture consulting, FPGA design and support. We look forward to working with them again in the future."

Project Leader

Additional customers references are available to serious prospects. Please contact us for additional information.